)]}'
{
  "id": "10b64b03efe81a029fefb7243fc6248b5d191029",
  "repo": "llvm-project",
  "revision": "refs/heads/rust-revert-fastisel",
  "path": "llvm/test/CodeGen/AMDGPU/merge-consecutive-wait-alus.mir"
}